

DSPedia

DSP FPGAs Workbook for Simulink

steepest ascent 

DSP Short Course Notes written and developed by:

**Bob Stewart
Daniel García-Alís, Garrey Rice, Iain Stirling,
Graham Freeland, Jamie Bowman**

**E-mail: info@steepestascent.com
<http://www.steepestascent.com>**

**Steepest Ascent Ltd.
Ladywell
94 Duke Street
Glasgow
G4 0UW**

telephone: 0141 552 8855

DSP Primer Workbook Contents

Page

PART I - Using the Logic Fabric

Simulation Exercises	5
1 Introduction	10
1.1 Software Required	10
1.2 Example Files and Directories	11
1.3 Shorthand for Mouse Clicks	11
2 Top-Level View of the Design Flow	12
2.1 Virtex2 XC2V40 Target FPGA	12
2.2 Running a System Generator Simulation	12
3 Designing for Xilinx ISE Tools	24
3.1 Building Delays Lines	37
3.2 Implement A Delay Line On The XUPV2P Board	39
4 Simple Arithmetic	44
4.1 What Hardware Cost is Saturate?	47
4.2 What Hardware Cost is Rounding?	48
4.3 Saturation and Rounding on an FPGA	50
4.4 Multiplication on an FPGA	54
4.5 Complex Arithmetic	59
5 Using The doFFTplot.m File	61
6 FIR filtering	62
6.1 Wordlength growth	63
6.2 Using The FDATool Block To Design A Filter	69
7 FIR Digital Filter by Multiplier Block Synthesis	75
7.1 Inside the Multiplier Block	76
8 Adaptive Filtering	80
9 Low Pass Cascaded Integrator-Comb (CIC) Filters	84
9.1 CIC filters	84
10 Direct Digital Downconversion	88
10.1 Downconversion using DSP	88
10.2 CICs for Downconversion	92
11 Numerically Controlled Oscillators	94
11.1 Look-up Table Technique	94
11.2 Sine Wave Generation Using IIR Filters	96
12 CORDIC - Vector Magnitude Calculations.	102
12.1 The Golden Reference Design	102
12.2 The Fixed Point CORDIC Design	103
12.3 Implement And Test Your System On The XUP Virtex 2 Pro Board.	114
12.4 Build A Fixed Point CORDIC System.	124
12.5 Using CORDIC In A QR-Array	124

13	Fixed Point Sigma-Delta	127
14	Fixed Point Bandlimiting: RRC Filtering	128
15	FPGA as an ASIC - Digital Downconverter	131
16	Embedded Systems Introduction	139
16.1	Software Requirements	139
16.2	System Requirements	140
16.3	Example Files and Directories	140
16.4	XUP Development Board XPS Integration	140
16.5	Shorthand for Mouse Clicks	141
17	PicoBlaze Design Examples	142
17.1	PicoBlaze Finite State Machine Example	142
17.2	PicoBlaze Traffic Light Example	165
17.3	Section References	173
18	XPS Introduction	174
18.1	XPS Hello World Example	174
18.2	Points To Note	214
18.3	Section References	216
19	FIR Filter Design and XPS Create- Import Peripheral Wizard	217
19.1	Create FSL IP Core Example	217
19.2	FSL IP Core Example	228
19.3	Import FSL IP Core Example	237
19.4	Section References	248
20	MicroBlaze Soft Processing Core Examples	249
20.1	MicroBlaze Co-Processor	249
20.2	Software Vs. Hardware Comparison	271
20.3	Profiling Example	284
20.4	Section References	293