

# DSPedia

## **DSP FPGAs Workbook** for Simulink

***steepest ascent*** 

**DSP Short Course Notes written and developed by:**

**Bob Stewart  
Daniel García-Alís, Garrey Rice, Iain Stirling,  
Graham Freeland, Jamie Bowman**

---

**E-mail: [info@steepestascent.com](mailto:info@steepestascent.com)  
<http://www.steepestascent.com>**

**Steepest Ascent Ltd.  
Ladywell  
94 Duke Street  
Glasgow  
G4 0UW**

**telephone: 0141 552 8855**

---



# *DSP Primer Workbook Contents*

## Page

### **PART I - Using the Logic Fabric**

<b>Simulation Exercises</b>	<b>5</b>
<b>1 Introduction</b>	<b>10</b>
1.1 Software Required	10
1.2 Example Files and Directories	11
1.3 Shorthand for Mouse Clicks	11
<b>2 Top-Level View of the Design Flow</b>	<b>12</b>
2.1 Virtex2 XC2V40 Target FPGA	12
2.2 Running a System Generator Simulation	12
<b>3 Designing for Xilinx ISE Tools</b>	<b>24</b>
3.1 Building Delays Lines	37
3.2 Implement A Delay Line On The XUPV2P Board	39
<b>4 Simple Arithmetic</b>	<b>44</b>
4.1 What Hardware Cost is Saturate?	47
4.2 What Hardware Cost is Rounding?	48
4.3 Saturation and Rounding on an FPGA	50
4.4 Multiplication on an FPGA	54
4.5 Complex Arithmetic	59
<b>5 Using The doFFTplot.m File</b>	<b>61</b>
<b>6 FIR filtering</b>	<b>62</b>
6.1 Wordlength growth	63
6.2 Using The FDATool Block To Design A Filter	69
<b>7 FIR Digital Filter by Multiplier Block Synthesis</b>	<b>75</b>
7.1 Inside the Multiplier Block	76
<b>8 Adaptive Filtering</b>	<b>80</b>
<b>9 Low Pass Cascaded Integrator-Comb (CIC) Filters</b>	<b>84</b>
9.1 CIC filters	84
<b>10 Direct Digital Downconversion</b>	<b>88</b>
10.1 Downconversion using DSP	88
10.2 CICs for Downconversion	92
<b>11 Numerically Controlled Oscillators</b>	<b>94</b>
11.1 Look-up Table Technique	94
11.2 Sine Wave Generation Using IIR Filters	96
<b>12 CORDIC - Vector Magnitude Calculations.</b>	<b>102</b>
12.1 The Golden Reference Design	102
12.2 The Fixed Point CORDIC Design	103
12.3 Implement And Test Your System On The XUP Virtex 2 Pro Board.	114
12.4 Build A Fixed Point CORDIC System.	124
12.5 Using CORDIC In A QR-Array	124

<b>13</b>	<b>Fixed Point Sigma-Delta</b>	<b>127</b>
<b>14</b>	<b>Fixed Point Bandlimiting: RRC Filtering</b>	<b>128</b>
<b>15</b>	<b>FPGA as an ASIC - Digital Downconverter</b>	<b>131</b>
<b>16</b>	<b>Embedded Systems Introduction</b>	<b>139</b>
16.1	Software Requirements	139
16.2	System Requirements	140
16.3	Example Files and Directories	140
16.4	XUP Development Board XPS Integration	140
16.5	Shorthand for Mouse Clicks	141
<b>17</b>	<b>PicoBlaze Design Examples</b>	<b>142</b>
17.1	PicoBlaze Finite State Machine Example	142
17.2	PicoBlaze Traffic Light Example	165
17.3	Section References	173
<b>18</b>	<b>XPS Introduction</b>	<b>174</b>
18.1	XPS Hello World Example	174
18.2	Points To Note	214
18.3	Section References	216
<b>19</b>	<b>FIR Filter Design and XPS Create- Import Peripheral Wizard</b>	<b>217</b>
19.1	Create FSL IP Core Example	217
19.2	FSL IP Core Example	228
19.3	Import FSL IP Core Example	237
19.4	Section References	248
<b>20</b>	<b>MicroBlaze Soft Processing Core Examples</b>	<b>249</b>
20.1	MicroBlaze Co-Processor	249
20.2	Software Vs. Hardware Comparison	271
20.3	Profiling Example	284
20.4	Section References	293