

DSPedia

DSP using FPGAs

steepest ascent 

DSP Short Course Notes written and developed by:

**Bob Stewart
Daniel García-Alís, Garrey Rice, Iain Stirling,
Graham Freeland, Jamie Bowman**

**E-mail: info@steepestascent.com
<http://www.steepestascent.com>**

**Steepest Ascent Ltd.
Ladywell
94 Duke Street
Glasgow
G4 0UW**

telephone: 0141 552 8855

Contents:

1. Introduction

Introduction: DSP and FPGAs	1.1
The FPGA DSP Evolution	1.2
FPGAs: A “Box” of DSP blocks	1.3
Binary Addition and Multiply	1.4
The “Cost” of Addition	1.5
The “Cost” of Multiply	1.6
“Traditional” DSP Processors	1.7
Using the DSP56307 Processor	1.8
Assembly Language Code	1.9
The Gate Array (GA)	1.10
Generic FPGA Architecture	1.11
FPGA Applications	1.12
Using FPGA - Rethinking DSP Design	1.13
DSP Implementation with FPGAs	1.14
FPGA - 8 Bit Parallel Adder	1.15
FPGA - 8 bit Multiplier	1.16
FPGA FIR Filter	1.17
FIR Filter Banks	1.18
Optimising the Design	1.19
Using Some DSP Knowledge.....!	1.20
Downsampling Hardware Savings	1.21
Simplifying the Multiplies	1.22
DSP FPGA Design Software	1.23
Xilinx System Generator	1.24
System Generator Design Flow	1.25
HDL Co-simulation	1.26
Hardware in the Loop Simulation	1.27
System Debug Facility	1.28
System Generator for DSP Design	1.29
Course Objectives.....To	1.30

2. Digital Logic Review

Digital Logic - the bottom line	2.1
Logic Levels and Number Systems	2.2
Noise Margin	2.3
Decimal to Binary	2.4
Decimal to Binary Conversion	2.5
Binary Arithmetic 1	2.6
Binary Arithmetic 2	2.7
Binary Numbers Range	2.8
Signed Binary Numbers	2.9
Arithmetic with 2's Complement	2.10
Hexadecimal	2.11
Hexadecimal Example	2.12
Questions 1	2.13
Logic Elements	2.14

The Universal Gate	2.15
Boolean Algebra	2.16
Boolean Circuit Representation	2.17
Standard Boolean Forms	2.18
Two Level Gate Implementations	2.19
Boolean Expressions and Truth Tables	2.20
Review Examples	2.21
Karnaugh Maps	2.22
K-Map Example	2.23
5 Variable K-Map	2.24
Combinational Logic	2.25
NAND Only Implementation	2.26
Examples	2.27
MSI Components - The Full Adder (FA)	2.28
Parallel Adder	2.29
Parallel Adder Latency	2.30
Parallel Subtractor I	2.31
Parallel Subtractor II	2.32
Serial Adder	2.33
Binary Multiplication	2.34
Parallel Multiplier Circuit	2.35
Serial Multiplier Circuit	2.36
Flip Flops	2.37
Gated SR Latch	2.38
Gated D Latch	2.39
Edge Triggered Flip Flops	2.40
Positive Edge Triggered D-type	2.41
Negative Edge Triggered D-type	2.42
JK Flip Flop	2.43
JK Asynchronous Inputs	2.44
Flip Flop Key Operating Characteristics	2.45
JK for Frequency Division	2.46
Ripple or Asynchronous Counter	2.47
State Diagram	2.48
Count Direction	2.49
Transition States	2.50
Resettable Decade Counter	2.51
Synchronous Design Example 1.0	2.52
Synchronous Design Example 1.1	2.53
Synchronous Design Example 1.2	2.54
Synchronous Design Example 2.0	2.55
Synchronous Design Example 3.0	2.56

3. DSP Hardware

DSP Software / Hardware	3.1
Digital Signal Processors & ASICs/FPGAs	3.2
ASICs	3.3
Before FPGAs: Programmable Arrays	3.4

Contents:

The Scaling Factor	5.8	Additional Cost of the Transpose FIR	6.19
Rotation Mode	5.9	Additional Cost of the Transpose FIR	6.20
Vectoring Mode	5.10	Another Retiming of an FIR SFG	6.21
Circular Coordinate System	5.11	“Arbitrary” Cut Sets	6.22
Other Coordinate Systems	5.12	Systolic Arrays	6.23
Generalised CORDIC Equations	5.13	FIR Filter Systolic Array	6.24
Summary of CORDIC Functions	5.14	More retiming on FIR Systolic Array	6.25
Other Functions	5.15	FIR Filter with Adder Tree	6.26
Precision & Convergence	5.16	Pipelining the Adder Tree	6.27
FPGA Implementation	5.17	Symmetric FIR Filters	6.28
Iterative Bit-Serial Design	5.18	Symmetric FIR Filters	6.29
Using CORDIC for Vector Magnitude	5.19	Pipelining the FIR SFG Multipliers	6.30
Application	5.20	Pipelining the FIR Multipliers	6.31
Computing The Magnitude Of A Vector	5.21	IIR Filters	6.32
Simplifying The Equations	5.22	“Redrawing” the IIR Filter SFG	6.33
The Hardware Required	5.23	Systolisation of the IIR SFG	6.34
How Many Iterations?	5.24	“Systolisation” of IIR Filter SFG	6.35
Determining the OQE	5.25	Pipelining the IIR Multipliers?	6.36
The Approximation Error (i)	5.26	Adaptive Filter SFG	6.37
The Approximation Error (ii)	5.27	Non-Canonical/Transpose Adaptive FIR	6.38
The Rounding Error	5.28	Conclusions	6.39
Assessing deff	5.29		
Predicted vs Simulated	5.30		
Full CORDIC Design	5.31		
Equivalent Direct Design	5.32		
How Do They Compare? (i)	5.33		
How Do They Compare? (ii)	5.34		
Conclusions	5.35		

6. Retiming Signal Flow Graphs

Introduction	6.1
Signal Flow Graph Critical Path	6.2
Signal Flow Graph Latency	6.3
Cut Set Retiming	6.4
Cut Set Retiming Rule 1	6.5
Cut Set Delay Transfer	6.6
Cut Set Delay Transfer “Failure”	6.7
Cut Set Rule 2: Time Scaling	6.8
Slowing Down the Input Rate	6.9
Time Scaling	6.10
Delay Scaling Loss of Efficiency	6.11
Increasing the Efficiency: SFG Sharing	6.12
Multiplex the input and output.....	6.13
Input to Output Latency	6.14
Retiming a Simple FIR SFG	6.15
The Transpose FIR SFG	6.16
Transpose FIR Additional Latency?	6.17
Clocking Rate of the Transpose FIR	6.18

7. Transposed FIR with Multiplier Block

Transposed FIR with Multiplier Block	7.1
Inside the Multiplier Block (I)	7.2
Inside the Multiplier Block (II)	7.3
OpFiltGen HDL Filter Generation Software	7.4
OpFiltView Schematic (top level)	7.5
Inside the Summation Chain	7.6
OpFiltView Schematic (multiplier block)	7.7
Area Comp. with Xilinx and Altera	7.8
Area Comp. with Xilinx Core (2-10 bits)	7.9
Area Comp. with Xilinx Core (12-20 bits)	7.10
Area Comp. with Altera FIR Compiler	7.11
Conclusions	7.12
Software Radio Filter Case Study	7.13
Commercial 40MHz DDC	7.14
Commercial 4-Channel, 40MHz DDC	7.15
Proposed 80MHz DDC	7.16
Polyphase Decimation by 2 FIR	7.17
Decimation by 2 FIR Implementation	7.18
Decimation FIR - OpFiltView Schematic	7.19
2-Channel, 80MHz DDC Implementation	7.20
Results/Conclusions	7.21

Contents:

8. Adaptive DSP

Introduction	8.1
LMS Hardware Implementation	8.2
Serial LMS (SLMS) Architecture	8.3
LMS: Hardware Implementation Issues	8.4
SLMS: Retiming I	8.5
SLMS: Retiming II	8.6
Non-Canonical LMS (NCLMS)	8.7
Non-Canonical LMS (NCLMS)	8.8
The Need for Pipelining	8.9
SLMS Example: No Pipelining	8.10
DLMS Example: Pipelining	8.11
Look Ahead Technique	8.12
Look Ahead Technique (cont'd)	8.13
Relaxed Look Ahead Architecture	8.14
Look Ahead: Delay Relaxation	8.15
Look Ahead: Sum Relaxation	8.16
Relaxed Look Ahead	8.17
PIPLMS (Pipe LMS)	8.18
PIPLMS Architecture	8.19
PIPLMSK Architecture	8.20
PIPLMS1 Architecture	8.21
Delayed LMS (DLMS) Architecture	8.22
ALMS (Average LMS) Architecture	8.23
Complex LMS	8.24
Complex Baseband Modelling	8.25
Complex System Model	8.26
Complex Equaliser in Real Systems	8.27
RLS Techniques	8.28
Least Squares Solution	8.29
Least Squares Gradient Vector	8.30
Least Square Equation	8.31
Least Squares Computation	8.32
Recursive Least Squares	8.33
Recursive Least Squares	8.34
Exponentially Weighted RLS	8.35
Exponentially Recursive Least Squares	8.36
QR-RLS Algorithm	8.37
QR-LS Solution	8.38
QR Decomposition	8.39
QR Solution	8.40
QR Decomposition: Givens Rotations I	8.41
QR Decomposition: Givens Rotations II	8.42
QR Algorithm: Hardware Implementation	8.43
QR-RLS Tri-Array	8.44
Conclusions	8.45

9. FPGA Technology

Introduction	9.1
FPGA Technology Trends	9.2
FPGA Families	9.3
FPGA Performance and Flexibility (I)	9.4
FPGA Performance and Flexibility (II)	9.5
FPGA Performance and Flexibility (III)	9.6
FPGA Design Flow	9.7
Xilinx Virtex-II Pro FPGA Architecture	9.8
Xilinx Virtex-II Configurable Logic Blocks	9.9
Xilinx Virtex-II Slices (I)	9.10
Xilinx Virtex-II Slices (II)	9.11
Xilinx Virtex-II Slice (top half)	9.12
Altera Stratix FPGA Architecture	9.13
Altera Stratix Logic Elements	9.14
Look Up Tables (LUT)	9.15
Registers and Pipelining	9.16
Altera Stratix TriMatrix Memory	9.17
Xilinx Virtex-II Block RAM	9.18
Xilinx Virtex-II Distributed RAM	9.19
Shift Registers	9.20
Altera Stratix II DSP Blocks	9.21
Altera Stratix DSP Blocks (II)	9.22
Xilinx Virtex-4 DSP48 Slice	9.23
Lattice ECP sysDSP Block	9.24
Xilinx Virtex-II Embedded Multipliers	9.25
Xilinx Virtex-II Routing	9.26
Altera Stratix Routing	9.27
Xilinx Virtex-II I/O	9.28
Altera Stratix GX I/O	9.29
Actel Axcelerator FPGA Architecture	9.30
Actel ProASICPlus FPGA Architecture	9.31
Actel ProASICPlus Logic Tiles	9.32
Xilinx ASMBL Architecture	9.33
Xilinx Virtex-4 Platforms	9.34
Conclusion	9.35

10. VHDL for DSP

Introduction	10.1
Digital System Design with VHDL	10.2
The Design Process and VHDL	10.3
Modelling with VHDL	10.4
Design Entity Example	10.5
Entity Declaration I	10.6
Entity Declaration II	10.7
Architecture Body	10.8
VHDL Keywords	10.9

Contents:

MicroBlaze I/O	12.38
MicroBlaze Programming	12.39
MicroBlaze Uses	12.40
Fast Simplex Link (FSL)	12.41
FSL Wrapper	12.42
FSL Implementation	12.43
FSL Interface	12.44
Power PC	12.45
Power PC Implementation	12.46
Power PC Performance	12.47
Power PC	12.48
Xilinx Platform Studio (XPS)	12.49
XPS Design Environment	12.50
Conclusions	12.51